




## CTLDM7181-M832D

### SURFACE MOUNT TLM™ N-CHANNEL AND P-CHANNEL ENHANCEMENT-MODE COMPLEMENTARY MOSFETS



# Central™ Semiconductor Corp.

#### DESCRIPTION:

The CENTRAL SEMICONDUCTOR CTLDM7181-M832D is a Dual complementary N-Channel and P-Channel Enhancement-mode MOSFET, designed for high speed pulsed amplifier and driver applications. These MOSFETs offer Low  $r_{DS(ON)}$  and Low Threshold Voltages.

#### MARKING CODE: CFK

#### FEATURES:

- Device is **Halogen Free** by design
- Device is **RoHS** compliant
- Dual complementary MOSFETs
- Low  $r_{DS(ON)}$
- High current
- Logic level compatibility

#### APPLICATIONS:

- Switching Circuits
- DC/DC Converters
- Battery powered portable devices

#### MAXIMUM RATINGS: ( $T_A=25^\circ\text{C}$ )

Drain-Source Voltage	
Gate-Source Voltage	
Continuous Drain Current (Steady State)	
Continuous Drain Current ( $t \leq 5s$ )	
Continuous Source Current (Body Diode)	
Maximum Pulsed Drain Current ( $t_p=10\mu s$ )	
Maximum Pulsed Source Current ( $t_p=10\mu s$ )	
Power Dissipation*	
Operating and Storage Junction Temperature	
Thermal Resistance*	

SYMBOL	N-CH (Q1)	P-CH (Q2)	UNITS
$V_{DS}$	20	20	V
$V_{GS}$	8.0	8.0	V
$I_D$	1.0	0.86	A
$I_D$	-	0.95	A
$I_S$	-	0.36	A
$I_{DM}$	4.0	4.0	A
$I_{SM}$	-	4.0	A
$P_D$	1.65		W
$T_J, T_{stg}$	-65 to +150		$^\circ\text{C}$
$\theta_{JA}$	76		$^\circ\text{C/W}$

#### ELECTRICAL CHARACTERISTICS: ( $T_A=25^\circ\text{C}$ )




SYMBOL	TEST CONDITIONS	N-CH (Q1)			P-CH (Q2)			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
$I_{GSSF}$	$V_{GS}=8.0V, V_{DS}=0V$	-	-	10	-	.001	.05	$\mu\text{A}$
$I_{GSSR}$	$V_{GS}=8.0V, V_{DS}=0V$	-	-	10	-	.001	.05	$\mu\text{A}$
$I_{DSS}$	$V_{DS}=20V, V_{GS}=0V$	-	-	10	-	.005	0.5	$\mu\text{A}$
$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu\text{A}$	20	-	-	20	24	-	V
$V_{GS(th)}$	$V_{DS}=10V, I_D=1.0\text{mA}$	0.5	-	1.2	-	-	-	V
$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	-	-	-	0.45	0.76	1.0	V
$V_{SD}$	$V_{GS}=0V, I_S=1.0\text{A}$	-	-	1.1	-	-	-	V
$V_{SD}$	$V_{GS}=0V, I_S=360\text{mA}$	-	-	-	-	-	0.9	V
$r_{DS(ON)}$	$V_{GS}=4.5V, I_D=0.5\text{A}$	-	.075	0.10	-	-	-	$\Omega$
$r_{DS(ON)}$	$V_{GS}=4.5V, I_D=0.95\text{A}$	-	-	-	-	.085	0.15	$\Omega$
$r_{DS(ON)}$	$V_{GS}=2.5V, I_D=0.5\text{A}$	-	0.10	0.14	-	-	-	$\Omega$
$r_{DS(ON)}$	$V_{GS}=4.5V, I_D=0.77\text{A}$	-	-	-	-	.085	0.142	$\Omega$
$r_{DS(ON)}$	$V_{GS}=1.5V, I_D=0.1\text{A}$	-	0.17	0.25	-	-	-	$\Omega$
$r_{DS(ON)}$	$V_{GS}=2.5V, I_D=0.67\text{A}$	-	-	-	-	0.13	0.20	$\Omega$
$r_{DS(ON)}$	$V_{GS}=1.8V, I_D=0.2\text{A}$	-	-	-	-	0.19	0.24	$\Omega$

\*FR-4 Epoxy PCB with copper mounting pad area of 54mm<sup>2</sup>

**ELECTRICAL CHARACTERISTICS - Continued:**

SYMBOL	TEST CONDITIONS	N-CH (Q1)		P-CH (Q2)		UNITS
		TYP	MIN	TYP	MIN	
$g_{fs}$	$V_{DS}=10V, I_D=0.5A$	4.2	-	-	-	S
$g_{fs}$	$V_{DS}=10V, I_D=810mA$	-	2.0	-	-	S
$C_{rss}$	$V_{DS}=10V, V_{GS}=0, f=1.0MHz$	45	-	-	-	pF
$C_{rss}$	$V_{DS}=16V, V_{GS}=0, f=1.0MHz$	-	-	80	-	pF
$C_{iss}$	$V_{DS}=10V, V_{GS}=0, f=1.0MHz$	220	-	-	-	pF
$C_{iss}$	$V_{DS}=16V, V_{GS}=0, f=1.0MHz$	-	-	200	-	pF
$C_{oss}$	$V_{DS}=10V, V_{GS}=0, f=1.0MHz$	120	-	-	-	pF
$C_{oss}$	$V_{DS}=16V, V_{GS}=0, f=1.0MHz$	-	-	60	-	pF
$t_{on}$	$V_{DD}=10V, V_{GS}=5.0V, I_D=0.5A$	25	-	-	-	ns
$t_{on}$	$V_{DD}=10V, V_{GS}=4.5V, I_D=950mA, R_G=6\Omega$	-	-	20	-	ns
$t_{off}$	$V_{DD}=10V, V_{GS}=5.0V, I_D=0.5A$	140	-	-	-	ns
$t_{off}$	$V_{DD}=10V, V_{GS}=4.5V, I_D=950mA, R_G=6\Omega$	-	-	25	-	ns


**TLM832D CASE - MECHANICAL OUTLINE**



SYMBOL	DIMENSIONS			
	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.007	0.012	0.170	0.300
B	-	0.005	-	0.125
C	0.114	0.122	2.900	3.100
D	0.075	0.083	1.900	2.100
E	0.006	0.010	0.150	0.250
F	0.026	0.030	0.650	0.750
G	0.031	0.039	0.800	1.000
H	0.000	0.002	0.000	0.050
J	0.009	0.013	0.240	0.340
K	0.006	0.014	0.160	0.360
L	0.008	0.018	0.200	0.450
M	0.013		0.325	
N	0.026		0.650	
P	0.040	0.048	1.010	1.210
Q	0.004		0.100	
R	0.032	0.040	0.820	1.020
S	0.017	0.025	0.430	0.630

TLM832D (REV: R2)

**PIN CONFIGURATION**



**LEAD CODE:**

- 1) GATE Q1
- 2) SOURCE Q1
- 3) GATE Q2
- 4) SOURCE Q2
- 5) DRAIN Q2
- 6) DRAIN Q2
- 7) DRAIN Q1
- 8) DRAIN Q1

**MARKING CODE: CFK**

**\* Note:**

- Exposed pad P1 common to pins 7 and 8
- Exposed pad P2 common to pins 5 and 6

R0 (18-September 2008)